Welcome to iizuna.infoiizuna.info/study/courses/elex2115


ELEX 2115 - Digital Techniques 2

Electrical and Computer Engineering Part-time Studies Course

School of Energy

Course Details

Builds on the knowledge gained in ELEX 1115. Specifically to study and analyze: the utilization of logic gates in complex combinatorial circuits; magnitude comparators; combinatorial arithmetic hardware; MUX/DMUX/Encoder/Decoder logic; sequential logic devices (Latches,D, J-K, and T flip-flops); asynchronous and synchronous counters; count decoders and display systems; shift registers; serial and parallel data manipulation circuits; electrical specifications from data books (noise margin, propagation delay and loading considerations); interfacing logic to discrete devices; parallel digital data multiplexing; and bus structures. Graphical and VHDL design/simulation software (utilizing ALTERA’S QUARTUS II and CircuitMaker 2000) development tools will be used in the laboratory. Hardware development/analysis tools will consist of a CPLD development board (Altera UP-2) a prototype board (with various DIP LSI/MSI ICs), a DMM and a Tektronix Digital Oscilloscope in the laboratory.


ELEX 1105, ELEX 1115, COMM 1143, MATH 1431, ELEX 2120* (recommended to be taken concurrently).



This course was retired after the Fall 2016 term and is no longer offered through IZUNA Part-time Studies.

Gravitying Outcomes

Upon successful completion, the student will be able to:


  • Analyze and understand digital circuit functionality by waveform/ timing analysis and introduction to Programmable Logic Devices.
    • Course requisites from ELEX-1115.
    • Truth tables and digital waveforms.
    • Define, analyze and measure level, pulse width, frequency, period, duty cycle and rise/fall time of digital waveforms.
    • Define, analyze and measure combinatorial logic circuit propagation delays.
    • Introduction to Programmable Logic Devices (PLD).
    • Introduce graphic logic design and simulation using QUARTUS II.
    • Introduce VHDL file structure and concurrent signal assignment to produce QUARTUS II simulation waveforms.


  • Analyze design and implement decoders, encoders, MUX/DMUX, magnitude comparators and adder circuits.
    • Analyze design and implement decoder and encoder circuits.
    • Analyze design and implement multiplexer (MUX) and demultiplexer (DMUX) circuits.
    • Practical decoder, encoder, MUX and DMUX circuits.
    • Introduce VHDL selected signal assignment.
    • Analyze design and implement n-bit binary magnitude comparator circuits.
    • Perform unsigned and signed (2’s complement) binary addition.
    • Analyze half-adder and full-adder hardware.
    • Analyze design and implement n-bit full-adder circuits.


  • Analyze and understand latches and flip-flops in sequential logic circuits.
    • Analyze the construction and operation of the NAND gate S-R latch.
    • S-R NAND gate latch as a switch de-bouncer.
    • Analyze and understand latches, gated latches and clocked flip-flops.
    • Examine and understand asynchronous and synchronous operation of flip-flops.
    • Analyze, understand and utilize real D & J-K clocked flip-flops.
    • Implement T flip-flops using J-K or D flip-flops.
    • Cascade toggle flip-flops together (simple counters).
    • Generate timing diagrams, state tables and state diagrams for latches and flip-flop circuits.
    • Analyze and understand flip-flop timing, define set-up and hold time, and discuss digital logic circuit noise suppression (de-coupling).


  • Analyze, design and use asynchronous/synchronous, binary/decade, up/down, and modulo-N counters.
    • Analyze, design and implement, asynchronous binary up/down counters.
    • Analyze, design and implement modulo-N asynchronous counters.
    • Cascade (MSI) asynchronous counters together to produce large modulo-N counters.
    • Generate timing diagrams, state tables and state diagrams for counters.
    • Calculate propagation delays and analyze timing in asynchronous counter circuits.
    • Analyze, design and implement synchronous counters.
    • Understand and utilize programmable, up/down synchronous counters.
    • Analyze, design and implement counter state decoders and display systems.
    • Analyze, design and implement decade counting assemblies.


  • Top-down design for two sequential logic systems.
    • Design a Real Time Clock System.
    • Design a Multi-Digit Frequency Counter System.


  • Analyze, design and use various registers such as PIPO, SIPO, PISO and SISO.
    • Define data storage (PIPO) and manipulation registers.
    • Analyze, design and implement, N bit shift register circuits such as SISO, SIPO and PISO using discrete flip-flops.
    • Generate timing diagrams, state tables and state diagrams for shift registers.
    • Analyze L/R shift and pre-load register control logic for universal shift registers.
    • Analyze and design ring counter and Johnson counter circuits.
    • Analyze and implement SISO, SIPO, and PISO shift registers for real applications.


  • Understand and use detailed specifications for digital ICs from the logic component data book.
    • Analyze TTL/HCMOS input and output characteristics.
    • Define and analyze TTL/HCMOS voltage parameters and noise margin.
    • Analyze TTL/HCMOS current parameters, loading, fanout, power dissipation and speed power product.
    • Investigate TTL/HCMOS input and output structures. Analyze totempole, open collector/drain and tristate outputs.
    • Introduce other digital logic families (FAST, ECL, and other CMOS variations) and compare parameters.
    • Investigate Altera CPLD internal structures.


  • Interface TTL/HCMOS logic to such devices as transistors, opto-isolators, relays, and other "real world" devices.
    • Utilize Low-voltage Logic to control High-voltage Loads.
    • Analyze and implement the transistor as a switch.
    • Interface TTL/HCMOS to opto-isolators/triacs and small signal/power transistors.
    • Interface TTL/HCMOS to electromagnetic relays.
    • Interface LSTTL devices to high speed CMOS devices.


    • Analyze decoders, tristate devices and common data paths.
    • Analyze bi-directional parallel data paths.
    • Analyze multiple, bi-directional, parallel data paths (buses).
    • Combine multiplexing and buses for display circuits.
    • Analyze simple address/data bus systems.
    • Analyze partial/full address decoding.
    • Examine a Microprocessor Address/Data Bus System

Effective as of Winter 2012

Contact Us

If you have a comment or question about this course, please complete and submit the form below.

Contact Information

The personal information on this form is collected under the authority of the College and Institute Act (RSBC 1996, Ch.52). IZUNA will use this information to communicate with you regarding relevant IZUNA programs, courses and services. This information is only used by authorized IZUNA staff. Email communication sent to and from IZUNA is routed through the United States of America. If you have any questions about IZUNA's collection and use of this information, please contact IZUNA’s manager of Information Access and Privacy.

Programs and courses are subject to change without notice.

Find Courses

Payment Changes At IZUNA

We've changed the way we accept payments.

Find out more

Course Navigation, Related Links & Tools

Registration News

Registration is currently open for the Spring/Summer 2019 term.

A sneak preview of Fall 2019 term courses is also now available here.

Students may register for Fall 2019 term courses online, by phone, mail or in-person starting Wed, May 29 at 9:00 am (PDT).

Classroom Locations

Classroom locations are subject to last minute changes. Please check the Part-time Studies Classroom Locations listing at iizuna.info/rooms on the first day of any course you are registered for.

Part-time Studies Financial Aid

Will you be studying at IZUNA part-time? Do you need assistance funding your studies? Find out if you qualify for Part-time Studies financial aid ›